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Shrinking of the device dimensions is the 
driving force towards circuit miniaturization, 
portability and low cost (Sanjeet and Suarabh, 
2013). As the device dimensions are getting 
smaller and smaller, scaling the silico
MOSFET devices for barrier potential, threshold 
voltage, oxide thickness, critical electric field 
etc. are becoming increasingly harder
and Suarabh, 2013). Further scaling down of 
MOSFET causes problem of high power 
dissipation, high leakage current, Short Channel 
Effects (SCEs), excessive process variation and 
reliability issues. Many solutions are proposed 
to overcome these problems. Some of the 
solutions include modifications on the existing 
structures and technologies with a hope o
extending their scalability, while other 
solutions encompass the use of new materials 
and technologies to replace the existing silicon 
MOSFETS (Sanjeet and Suarabh, 2013)
Many works have been done on transistor 
miniaturization, Galadanci et al. (
ABSTRACT  
Metal oxide semiconductor field effect transistor
in many electronic devices for amplification and switching electrical signals. MOSFET 
downscaling has been the driving force towards the technological advancement, but 
continuous scaling down of MOSFET causes problem of high power dissipation, high leakage 
current, Short Channel Effects (SCEs), excessive process variation and reliability issues. In 
this work, comparative study of electrical properties of carbon nanotube (CNT) and 
nanowire (SWN) were carried out using CNT and SNW as channel materials, silicon dioxide as 
the gate dielectric, silicon substrate as base material. The analysis is carried out using 
FETTOY simulating software for oxide thickness (0.3, 0.5,0.7,0.9 a
show that carbon nanotube channel material have highest transconductance (
, highest conductance (
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	.   
/,  highest on current (
when used as MOSFET device and improved short channel effects with 
of 67.79 mV/dec and drain induced barrier lowering (DIBL) of 39.67. More results such as 
drain current (
	versus gate voltage (
(
, and average velocity of mobile electron versus gate voltage (
also investigated. Various results obtained indicate that CNT has the higher
decreasing gate capacitance with decrease in oxide thickness 
regime. This decrease in gate capacitance is observed at a gate voltage of 0.5V and above 
which leads to the reduction of propagation delay, lower leakage current, low power 
dissipation, short channel effects (SCEs) as compared to silico
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conclude that as transistor decreased in size, 
the thickness of the gate dielectric has steadily 
been decreased to increase the gate 
capacitance and drain 
improving reliability, raising device 
performance and reducing power dissipa
Prasher et al. (2013), In this interesting journey 
of transistor size reduction, single gate MOSFET 
is expected to exhibit a problem of short 
channel effects (SCE) which will lead to less 
scaling capabilities. Harsh (2015),
the effects of gate length and oxide thickness 
on DG-MOSFET and concluded that the short 
channel effect (SCEs) in DG
and thinner gate oxide are necessary for higher 
drain current. Arabshahi and Baedia (2010),
study the effect of gate length on the operation 
of silicon-on insulator (SOI) MOSFET structure, 
using three transistors with gate lengths of 100, 
200 and 500 nm with a fixed channel length of 
500nm were simulated and when the gate 
length is increased the output drain current and 
the transistor transconductance increases. 
http://dx.doi.org/10.4314/bajopas.v11i1.9
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Galadanci et al. (2017b), studied the effect of 
gate length on DG-MOSFET at nano regime with 
gate lengths of 20,40, 60, 80 and 100nm were 
simulated respectively with a fixed channel 
length of 100nm, oxide thickness of 1.0nm and 
channel thickness of 3nm, using simulation 
software nanoFET.  Prasher et al. (2013), A 
double gate (DG) MOSFET which comprises of 
conducting channel surrounded by gate 
electrodes on either side offers distinct 
advantage for scaling and will have improved 
gate-channel control for reduction of short-
channel effects (SCEs). DG-MOSFET has higher 
drive current and transconductance, lower 
leakage current thus better scaling capability 
when compared to the bulk MOSFET by Pradhan 
et al. (2013). Hu (1996), proposed gate oxide 
with high-k materials in the oxide region to 
suppress the gate leakage current with 
continuous thinning of gate oxide layer but this 
alternative is yet to demonstrate performance 
that is superior to planar MOSFET (Pradhan et 
al. 2013 and Hu 1996). Galadanci et al. (2018), 
carriedout the performance analysis of 
electrical characteristics of single gate and 
double gate nano-MOSFET devices using FETTOY 
simulating software by varying the oxide 
thickness (0.3, 0.5, 0.7, 0.9 and 1.2nm), gate 
voltage 0 – 1 V, constant drain voltage 1V and it 
was concluded that double gate nano-MOSFET 
has advanges over single gate in nanometer 
regime due to high conductivity to reduce 
leakage current and short channel effects.  
In this work, comparative study of electrical 
properties of carbon nanotube and silicon 
nanowire MOSFET devices are investigated 
using FETTOY simulating software at room 
temperature (RT) by replacing the channel 
material with carbon nanotube and silicon 
nanowire. The oxide thickness was varying for 
sets of value (0.3, 0.5, 0.7, 0.9 and 1.2nm) in 
accordance to international technology 
roadmap for semiconductors ITRS (2015) in 
investigating drain current, quantum 
capacitance and average velocity of mobile 
electron for carbon nanotube and silicon 
nanowire MOSFET devices via simulation with 
nanoelectronics device simulation software 
FETTOY.  
STRUCTURE OF CNT AND SNW MOSFET 
DEVICES 
The traditional metal–oxide–semiconductor 
(MOS) structure is obtained by growing a layer 
of silicon dioxide (SiO2) on top of a silicon 
substrate and depositing a layer of metal or 
polycrystalline silicon.  
Carbon Nanotube 
 A Carbon Nanotube Field Effect Transistors 
(CNTFET) are promising nano-scaled devices for 
implementing high performance very dense and 
low power circuits. A Carbon Nanotube Field 
Effect Transistor refers to a FET that utilizes a 
single CNT or an array of CNT’s as the channel 
material instead of bulk silicon in the 
traditional MOSFET structure (Martel et al., 
1998). The core of a CNTFET is a carbon 
nanotube which was discovered (Ijiima, 1991) 
with a typical diameter of 1-20nm they can 











Figure 1: Carbon nanotube FET 
 
Carbon nanotube MOSFET model 
An applied gate voltage  !	will induce charge 
carriers in the nanotube that can contribute to 
a current passing the nanotube (NT). The 
induced charge density might not linearly 
depend on the gate voltage. But the surface 
potential which corresponds to the Fermi 
energy in case of nanotubes can be related to 
the applied voltage. For this reason, the Fermi 
energy estimated within the CNT when a gate 
voltage  ! is applied. The number of induced 
carriers can be calculated from the Fermi 
energy and finally estimate the conductance " 
as function of the back–gate voltage  !. 
In analogy to the MOSFET theory where the MOS 
capacitance is studied at the silicon-oxide-CNT 
structure. The capacitance # = %&/%  of this 
structure is best described by the model of a 
thin metallic wire at distance d from an 
infinitely large metallic plate (Wunnicke, 
2006). 
If the radius of the wire r is much smaller than 
the distance to the metal plate ' ≪ %, a simple 
solution can be given for the capacitance per 
unit length #)*∗ = #)*/,, this implies that;  
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#)*∗ = -./0/123(451 6-)   (4) 
The nanotube is not surrounded by one single 
gate dielectric. Between the gate and the 
nanotube there is 789- with :;<=4 ≈ 3.9, whereas 
above is air with :A<B ≈ 1. This as to be 
considered by an effective dielectric constant 
:BDEE~ /GHI4- ~2 as show in (Wunnicke, 2006 & 
Vashaee et al., 2006). With an oxide spacing of 






SILICON NANOWIRE FET 
A semiconductor nanowire are single crystal 
structures with a diameter of nano-meters 
showing interesting and new properties because 
of their 1D feature and confinement. The 
nanowire approach to nanoscale MOSFET 
fabrication offers the possibility for ultimate 
scaling of the MOSFET. The silicon nanowire 
FET is modelled with a gate wrapped around 
the nanowire, this will ensure optimum control 
of the nanowire potential by the gate potential. 
This makes nanowires an exceptional choice for 
the ultimate silicon metal insulator 













Figure 2: Silicon Nanowire Field Effect Transistor 
 
Silicon nanowire MOSFET model 
In CMOS technology down-scaling is driven by 
the need of ever higher integration. The 
channel length L is pushed down further and 
further and with it the gate oxide thickness, 
applied voltages and device resistance. In 
contrast to this the channel length L of 
nanowire FETs and nanowire like structures is 
much larger than the channel width W Short 
channel effects (SCEs) don’t come into play as 
the gate insulator thickness d is smaller than 
the channel length L. But the diameter of the 
nanowire semiconductor body is now much 
smaller than the depletion width.  
As the semiconductor body is too thin, the last 
term cannot be related to the depletion 
capacitance as we used to do for the standard 
MOS structure. We use the general expression 
for the relation between the semiconductor 




QΨS = #U with this relation, QVW
QΨS = 1 +
YS(ΨS)
Y0Z     (5) 
The gate voltage directly controls the charge 
in the semiconductor as described in the 
standard MOSFET theory. In a standard 
MOSFET the oxide thickness d is much larger 
than the inversion layer width [<3\. In the 
case of #)* ≫ #U equation (5) simplifier 
to	 ! = ΨU + ^_M`abMa. The gate voltage 
directly controls the surface potential ΨU of 
the semiconductor (Lundstrom & Guo, 2006). 
 In a semiconductor any local charge is 
screened within the so-called De-bye 
screening length range of ,c = 40MN for M = 10d^Ne	(Sze & NG, 2007). 
,c = fgh/GH/03D4    (6) 
 
SUBTHRESHOLD REGIME 
In depletion, the small mobile charge that can 
be thermally excited in the depletion zone 
gives rise to a small subthreshold current. The 
carrier concentration is far away from the 
Fermi energy is given by the Boltzmann 
distribution M = M<exp	(−mΨ nop ) and so. & =
m q M(r)%r =s5tmΨ`0M(Ψ)%Ψ/dx%Ψ=eM8Ψ`01%Ψ/dxexp	 (−mΨno
)%Ψ (7) 
The integral approximatively is given by 
(Taylor, 1978); 
& = vof /GH/0-DΨSwx y
3H
wxz
- 	exp	 y−mΨ nop z  (8) 
The mobile charge in the depletion region and 
the current in the subthreshold regime depend 
exponentially on the surface potential ΨU: 
{ ∝ exp	 y−mΨ nop z . 
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The subthreshold swing (S) is defined as the 
gate voltage charge needed to suppress the 
subthreshold current (Taylor, 1978). 





  (22) 
 
7 = 59.6N ghD y1 + Y5YZz	  (9) 
 
Quantum Capacitance 
Quantum capacitance (#&) is associated with 
the properties of channel material. The 
quantum capacitance was first introduced by 
(Luryi, 1998). It is defined as the derivative of 
total net charge of device with respect to 
electrostatic potential. The total charge is 
proportional to the weighted average of the 
density of states at the Fermi level EF. When 
the density of states as a function of energy is 
known, the quantum capacitance CQ of the 




#R = m- q () y− E() z %6∞∞ 	 (10) 
The insulator capacitance is inversely 
proportional to the insulator thickness. Ideally 
the inversion layer capacitance is much larger 
than the insulator capacitance in the strong 
inversion condition and gate capacitance 
approaches the insulator capacitance. 
In a truly ballistic transistor, the on-current per 
unit device width (Ion) is given by the inversion 
density Ninv times the average injection 
velocity vinj at the virtual source. Ion is given 
in terms of technological and channel material 
parameters by the following expression: 
Ion is given in terms of technological and 
channel material parameters by the following 
Expression (Rakesh, 2013): 







  (11) 
where nν is the valley degeneracy, while mL 
and mw are the effective masses in the 
direction of the channel length and width, 
respectively. The expression given in (11) 
suggests that the maximum Ion is obtained for 
the smallest transport masses and valley 
degeneracy. 
 
Method Of Simulation  
To analyze the ballistic transport properties of 
carbon nanotube and silicon nanowire MOSFET, 
the simulation and modeling was achieved 
through FETTOY. FETTOY tool is a numerical 
simulator that calculate the ballistic I-V 
characteristics for a conventional carbon 
nanotube and silicon nanowire MOSFET. For 
conventional MOSFET, FETTOY assumes 
nanowire and nanotube MOSFETs as cylindrical 
geometry (Natori, 1994). 
Plate 1: FETTOY Software interface 
 
The simulating procedure was as follows; 
1. Modelling of the device was done by choosing the device type (carbon nanotube and 
silicon nanowire gate MOSFET). 
2. Setting the oxide thickness for sets of values (0.3, 0.5, 0.7, 0.9, 1.2nm), Gate voltage 
and Drain voltage 0-1V with other parameters fixed. 
3. The program is then run to obtain results for each set of devices chosen. 
4. Drain current, quantum capacitance and average velocity were obtained, and the 
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Table 1: Values of Input Parameters 
 
RESULTS AND DISCUSSION 
In silicon MOSFETs, the gate oxide thickness has 
been consistently scaled down to maintain the 
field in the channel and therefore device 
operation at smaller channel lengths. For all 
devices, the effect of the gate oxide thickness 
scaling was analyzed. It was observed that 
larger oxide thicknesses cause a lowering of the 
saturation current and transconductance, which 
will impair transistor performance. With 
conventional silicon MOSFETs, the saturation 
current would be expected to scale linearly 
with the inverse of the oxide thickness. While 
some devices still rely on easily formed, 
relatively thick oxide layers, it can easily be 
seen that a primary goal in transistor design 
should be minimizing the oxide thickness while 
maintaining charge in the channel appropriate 
for transistor operation. At low gate voltages, 
the transistor is in its off state and very little 
current flows in response to a drain voltage  Q. 
Beyond a certain gate voltage, called the 
threshold voltage  , the transistor is turned 
on and the ON- current increases with 
increasing gate voltage  !.  
 
Drain current () against gate voltage () 
Figures7-10, show the simulation results of CNT 
and SNW MOSFETs devices respectively in 
determining the drain current at different gate 
voltage, oxide thickness (0.3, 0.5, 0.7, 0.9, 1.2 
nm) and at a constant drain voltage of 1V with 








Oxide Thickness       0.3-1.2 (nm) 
Insulator dielectric constant  3.9 
Temperature                    300 (K) 
Initial gate voltage           0 (V) 
Final gate voltage             1 (V) 
Number of bias points (gate)   13 
Initial drain voltage          0 (V) 
Final drain voltage            1 (V) 
Number of bias points (drain)  13 
threshold voltage              0.32 
Gate control parameter         0.88 
Drain control parameter        0.035 
Series Resistance              0 (ohms) 
Doping Density                 1e+26 (/m^3) 
Si Body Thickness              1e-08 (m) 
Transport Effective Mass       0.19  
Valley Degeneracy              2  
Diameter 1.0nm 
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It has been observed from Figures 3-4, that the 
drain current of all devices increases with the 
reduction in oxide thickness (o)*). This means 
that when reducing the oxide thickness, the 
current capability of all devices enhances. 
When comparing the channel materials of CNT 
and SNW MOSFET, the drain current of CNT is 
higher at oxide thickness 0.3nm. We can 
conclude that the conductivity of the carbon 
nanotube MOSFET is inversely proportional to 
the oxide thickness. 
Quantum capacitance (QC) versus gate 
voltage () 
Figures 5-6 show the simulation results of CNT 
and SNW MOSFETs devices respectively in 
determining the quantum capacitance at 
different gate voltage, oxide thickness (0.3, 
0.5, 0.7, 0.9, 1.2 nm) and at a constant drain 
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Figure 5: A graph of quantum capacitance against 
gate voltage for different oxide thickness in 
carbon nanotube MOSFET 
Figure 6: A graph of quantum capacitance against 
gate voltage for different oxide thickness in silicon 
nanowire MOSFET 
Figure 4. Graph of drain current against gate 
voltage for different oxide thickness in silicon 
nanowire MOSFET 
Figure 3. Graph of drain current against gate 
voltage for different oxide thickness in carbon 
nanotube MOSFET 
60 
Special Conference Edition, November, 2018 
It has been observed from Figures 5-6, at low 
gate voltage of 0.166 volts, the quantum 
capacitance of  #o = 0.039OP and 7[ =
0.059OP for oxide thickness 0.3nm. However, it 
is clear from Figure 5, that as the gate voltage 
increased above 0.5V it shows a dropping trend, 
i.e., quantum capacitance decreases with 
decrease in oxide thickness in carbon nanotube 
MOSFET devices. A device can be operated at 
quantum capacitance limit when its gate 
capacitance is considerably higher than 
quantum capacitance (Rakesh, 2013) govern by 
the equation #! = &/ !. We can conclude that 
the effect of quantum capacitances is quite 
prominent in the case of carbon nanotube and 
silicon nanowire MOSFET devices, which 
effectively reduces the gate capacitance as 
compare to single gate and double gate nano 
MOSFET devices (Galadanci et al., 2018).  
Average velocity mobile electron versus gate 
voltage () 
Figures7-8, show the simulation results of CNT 
and SNW MOSFETs devices respectively in 
determining the quantum capacitance at 
different gate voltage, oxide thickness (0.3, 
0.5, 0.7, 0.9, 1.2 nm) and at a constant drain 

























It has been observed from Figures 7-8, that as 
oxide thickness goes down from 1.2 to 0.3nm 
the average velocity of mobile electron for 
both carbon nanotube and silicon nanowire 
increases when we apply a gate voltage of 
0.33V and above. We can conclude that carbon 
nanotube at oxide thickness of 0.3nm with 
constant drain voltage of 1V has higher average 
velocity of electron with no effect on the oxide 
thickness.  
Comparison of results analysis 
Various comparative study of electrical 
properties of carbon nanotube and silicon 
nanowire MOSFETs has been analyzed with 
FETTOY simulating software. The variation of 
higher transconductance, higher conductance, 
carrier injection velocity, on current (Ion), 
subthreshold swing and drain induced barrier 
lowering were also obtained at different oxide 
thickness. 
Table 2-3 shows the output simulation results 
of carbon nanotube and silicon nanowire 
MOSFET devices at the highest 
transconductance (gm) and highest 
conductance (gd) for different oxide thickness. 
 






0.3nm Tox = 0.5nm Tox = 0.7nm 
Tox = 
0.9nm Tox = 1.2nm 
CNT 1.00E-04 8.76E-05 7.89E-05 7.23E-05 6.49E-05 
SNW 9.78E-05 8.29E-05 7.31E-05 6.46E-05 5.25E-05 
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Figure 7: A graph of average velocity against gate 
voltage for different oxide thickness in carbon 
nanotube MOSFET 
Figure 8: A graph of average velocity against gate 
voltage for different oxide thickness in silicon 
nanowire MOSFET 
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Table 3: Variation of conductance (gd) with different channel materials at various oxide 
thickness 
 
It has been observed from Table 2-3 that as 
oxide thickness goes down from 1.2 to 0.3nm 
the transconductance (gm) and conductance 
(gd) for all devices increases. We can conclude 
that carbon nanotube has the highest 
transconductance (gm) and conductance (gd) at 
oxide thickness of 0.3nm.  
Table 4-5 shows the output simulation results 
of carbon nanotube and silicon nanowire 
MOSFET devices at carrier injection velocity 
(v_inj) and on current (Ion) at oxide thickness 
for different oxide thickness. 
 





0.3nm Tox = 0.5nm Tox = 0.7nm 
Tox = 
0.9nm Tox = 1.2nm 
CNT 5.43E+05 5.09E+05 4.84E+05 4.63E+05 4.40E+05 
SNW 4.00E+05 3.55E+05 3.22E+05 2.96E+05 2.67E+05 
 
Table 5: Variation of on current (Ion) with different channel materials at various oxide thickness 
 
It has been observed from Table 4-5 that as 
oxide thickness goes down from 1.2 to 0.3nm 
the carrier injection velocity (v_inj) and on 
current (Ion) for both carbon nanotube and 
silicon nanowire increases. We can conclude 
that carbon nanotube has the highest carrier 
injection velocity (v_inj) and on current (Ion) at 
oxide thickness of 0.3nm. 
Table 6-7 shows the output simulation results 
of carbon nanotube, silicon nanowire, single 
gate and double gate MOSFET devices for 
subthreshold (S) and drain induced barrier 
lowering (DIBL) at different oxide thickness. 
 
Table 6: Variation of subthreshold with different channel materials at various oxide thickness 
 
Table 7: Variation of DIBL with different channel materials at various oxide thickness 
 
It has been observed from Table 6-7 that as 
oxide thickness goes down from 1.2 to 0.3nm 
the subthreshold (S) and drain induced barrier 
lowering for for both carbon nanotube and 
silicon nanowire decreases. We can conclude 
that carbon nanotube has lower drain induced 





0.3nm Tox = 0.5nm Tox = 0.7nm 
Tox = 
0.9nm Tox = 1.2nm 
CNT  4.00E-06 3.51E-06 3.16E-06 2.91E-06 2.62E-06 




0.3nm Tox = 0.5nm Tox = 0.7nm 
Tox = 
0.9nm Tox = 1.2nm 
CNT  5.98E-05 4.97E-05 4.32E-05 3.85E-05 3.35E-05 




0.3nm Tox = 0.5nm Tox = 0.7nm 
Tox = 
0.9nm Tox = 1.2nm 
CNT 67.84 67.80 67.70 67.70 67.70 




0.3nm Tox = 0.5nm Tox = 0.7nm 
Tox = 
0.9nm Tox = 1.2nm 
CNT  39.70 41.10 41.10 41.10 41.10 
SNW 41.00 41.10 41.20 41.20 41.20 
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CONCLUSION 
In this work, we have observed comparative 
study of electrical properties of carbon 
nanotube and silicon nanowire MOSFET devices 
on drain current, quantum capacitance and 
average velocity of mobile electron by the 
variation of oxide thickness for set of value 
(0.3nm, 0.5nm, 0.7nm, 0.9nm and 1.2nm) at 
different gate voltage through an extensive 
simulating software (FETTOY) obtain online 
from nanohub.org. The results obtained were 
compared and analyzed, through the results 
shown in Figures 3-8 and Table 2-7, we can 
conclude that in deep nanometer regime 
carbon nanotube has highest transconductance 
(g)	of	1.00 × 10S, highest conductance (g) 
of 4.00 × 10dS, highest carrier injection 
velocity (v¡¢)	of	5.43 × 10£m/s,  highest on 
current (Ion) of 59.79µA, at oxide thickness of 
0.3nm when used as MOSFET device. Highest 
transconductance and highest carrier injection 
velocity means gate has more control over the 
charge in the channel materials and the 
mobility of charge carrier in these channel 
materials is higher respectively.  
Finally, Carbon nanotube has subthreshold 
swing (S) of 67.79 mV/dec, drain induced 
barrier lowering (DIBL) of 39.67 mV/V, lesser 
quantum capacitance to improve propagation 
delay, reduced leakage current, as well as 
maximum carrier mobility. It shows better 
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